- 您现在的位置：买卖IC网 > Sheet目录1227 > MA300013 (Microchip Technology)MODULE DSPIC30F SAMPLE 80QFP
dsPIC30F
8.3
Power-Saving Modes
8.3.2
IDLE MODE
The dsPIC30F devices have two reduced power
When the device enters Idle mode:
modes that can be entered through execution of the
PWRSAV instruction.
? Sleep mode: The CPU, system clock source and
?
?
?
CPU stops executing instructions.
WDT is automatically cleared.
System clock source remains active.
any peripherals that operate on the system clock
source are disabled. This is the lowest power
mode of the device.
? Idle mode: The CPU is disabled, but the system
clock source continues to operate. Peripherals
continue to operate, but can optionally be
disabled.
These modes provide an effective way to reduce power
consumption during periods when the CPU is not is
use.
8.3.1 SLEEP MODE
When the device enters Sleep mode:
? System clock source is shut down. If an on-chip
oscillator is used, it is turned off.
? Device current consumption is at minimum,
provided that no I/O pin is sourcing current.
? Fail-Safe Clock Monitor (FSCM) does not operate
during Sleep mode because the system clock
source is disabled.
? LPRC clock continues to run in Sleep mode if the
WDT is enabled.
? Low Voltage Detect circuit, if enabled, remains
operative during Sleep mode.
? BOR circuit, if enabled, remains operative during
Sleep mode.
? WDT, if enabled, is automatically cleared prior to
entering Sleep mode.
? Some peripherals may continue to operate in
Sleep mode. These peripherals include I/O pins
that detect a change in the input signal, or
peripherals that use an external clock input. Any
peripheral that is operating on the system clock
source is disabled in Sleep mode.
The processor exits (wakes up) from Sleep on one of
these events:
? Any interrupt source that is individually enabled.
? Any form of device Reset.
? A WDT time-out.
? 2005 Microchip Technology Inc.
? Peripheral modules, by default, continue to
operate normally from the system clock source.
? Peripherals, optionally, can be shut down in Idle
mode using their ‘stop-in-idle’ control bit.
? If the WDT or FSCM is enabled, the LPRC also
remains active.
The processor wakes from Idle mode on these events:
? Any interrupt that is individually enabled.
? Any source of device Reset.
? A WDT Time-out.
Upon wake up from Idle, the clock is re-applied to the
CPU and instruction execution begins immediately
starting with the instruction following the PWRSAV
instruction, or the first instruction in the Interrupt
Service Routine (ISR).
DS70043F-page 23
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
MA320002
MODULE PLUG-IN PIC32 USB OTG
MA320011
MODULE PLUG-IN PIC32MX220F32D
MA330024
MODULE PLUG-IN DSPIC33F 100TQFP
MA330027
MODULE PLUG-IN DSPIC33F 100TQFP
MA330029
MODULE PLUG-IN DSPIC33FJ16GP102
MA9D00-42
DSUB CONN W/DIAGNOSTIC PORT STRT
MAI
ADAPTER PUSH-ON/M-SWTCH ATTCHMNT
MAV0020RP
VARISTOR ARRY 2ELEMENT 120V 0405
相关代理商/技术参数
MA300013
制造商:Microchip Technology Inc 功能描述:Tools Development kit Kit Con
MA300014
功能描述:子卡和OEM板 dsPIC30F 80L Plug In Sample (6014A) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA300015
功能描述:子卡和OEM板 dsPIC30F 80L Plug In Sample (6010A). RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA300016
功能描述:子卡和OEM板 dsPICDEM 80-PIN PIM RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA300118
功能描述:子卡和OEM板 _ RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA300128
功能描述:子卡和OEM板 _ RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA300140
功能描述:子卡和OEM板 _ RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA300228
功能描述:子卡和OEM板 _ RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit